ABSTRACT

The Acorn RISC Machine is significantly simpler than most other VLSI RISC implementations. An overview of the architecture of the ARM processor was presented in the last chapter. In chapter 5 there is a description of the ARM3, which combines the ARM2 CPU cell with a 4Kbyte on-chip mixed instruction and data cache.